

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/620,430	07/17/2003	Kaoru Inoue	60188-589	1098	
7590 07/27/2004			EXAM	EXAMINER	
Jack Q. Lever, Jr. McDERMOTT, WILL & EMERY 600 Thirteenth Street, N.W. Washington, DC 20005-3096			KESHAVAN, BELUR V		
			ART UNIT	PAPER NUMBER	
			2825		
			DATE MAILED: 07/27/2004		

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)			
	Application No.	Applicant(s)			
Office Action Summany	10/620,430	INOUE ET AL.			
Office Action Summary	Examiner	Art Unit			
	Belur V Keshavan	2825			
The MAILING DATE of this communication Period for Reply	appears on the cover sheet with	tne correspondence address			
A SHORTENED STATUTORY PERIOD FOR RE THE MAILING DATE OF THIS COMMUNICATIO - Extensions of time may be available under the provisions of 37 CFF after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above, the maximum statutory per - Failure to reply within the set or extended period for reply will, by state of the period for reply will be period for reply will be stated the period for reply will be stated to the period for reply will	N. R 1.136(a). In no event, however, may a repl. reply within the statutory minimum of thirty (riod will apply and will expire SIX (6) MONTHatute, cause the application to become ABAN	y be timely filed 30) days will be considered timely. IS from the mailing date of this communication. IDONED (35 U.S.C. § 133).			
Status	49				
1) Responsive to communication(s) filed on 1	7 July 2003.				
	<u> </u>				
3) Since this application is in condition for allo	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.				
Disposition of Claims					
4) ⊠ Claim(s) 1-7 is/are pending in the application 4a) Of the above claim(s) is/are without 5) □ Claim(s) is/are allowed. 6) □ Claim(s) 1-4,6 and 7 is/are rejected. 7) ⊠ Claim(s) 5 is/are objected to. 8) □ Claim(s) are subject to restriction and Application Papers	drawn from consideration.				
<u> </u>					
 9) The specification is objected to by the Exam 10) The drawing(s) filed on 17 July 2003 is/are: Applicant may not request that any objection to Replacement drawing sheet(s) including the cor 11) The oath or declaration is objected to by the 	a) accepted or b) objected or b) objected the drawing(s) be held in abeyanced rection is required if the drawing(s)	e. See 37 CFR 1.85(a). is objected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for fore a) All b) Some * c) None of: 1. Certified copies of the priority docum 2. Certified copies of the priority docum 3. Copies of the certified copies of the paplication from the International But * See the attached detailed Office action for a	ents have been received. ents have been received in Apportionity documents have been received in Apport (PCT Rule 17.2(a)).	olication No eceived in this National Stage			
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)		Mail Date			
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 17/07/2003. 5) Notice of Informal Patent Application (P					

Application/Control Number: 10/620,430

Art Unit: 2825

DETAILED ACTION

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Claims 1-4, 6 and 7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hiroyuki Masato et al. (Novel High Drain Breakdown Voltage AlGaN/GaN HFETs using Selective Thermal Oxidation Process, IEEE, IEDM 00-377, pp 377-380).

Regarding claims 1, 2, 3, 4, 6 and 7 Masato et al. disclose, on page 377 column 2, page 378 column 1 and figure 2 (a-c), a method for fabricating a semiconductor device comprising the following steps: the step of forming on a first semiconductor layer of AlGaN, a second semiconductor layer mainly made of GaN formed before forming silicon containing and silicon supplying protection layer having an opening, the step of heat treating the first semiconductor layer in an oxidizing atmosphere to oxidize part of the first semiconductor layer that which is

Page 3

Art Unit: 2825

located under the opening of the protection film, the step of forming an oxidation protection layer made of silicon oxide and is a multilayer of silicon oxide and silicon stacked in this order on silicon containing and silicon supplying protection layer and the step of diffusing the silicon downwardly from the protection layer

Masato et al. disclose the temperature of heat treating the first semiconductor layer at 900 °C but do not disclose the temperature range, 950 °C or more and 1050 °C or less, (claim1). It would have been obvious to one having ordinary skill in the art at the time the invention was made to select a temperature range of 950 °C or more and 1050 °C or less, since it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involves only routine skill in the art. *In re Aller*, 105 USPQ 233.

Allowable Subject Matter

Claim 5 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitation of the base claim and any intervening claims.

The following is a statement of reasons for the indication of allowable subject matter:

The primary reason for the indication of the allowability of claim 5 is the inclusion therein, in combination as currently claimed, of the limitation of the silicon supplying layer formation step wherein the silicon supplying layer is formed on a part of active region of the first semiconductor layer other than a part of the active region on which gate will be formed, and in the oxidation protection layer formation step the oxidation protection layer is formed over the active region of the first semiconductor layer so as to cover the silicon supplying layer.

Application/Control Number: 10/620,430 Page 4

Art Unit: 2825

Contact Information

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Belur V Keshavan whose telephone number is 571-272-1894.

The examiner can normally be reached on 8-4:30 Monday to Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Matthew S Smith can be reached on 571-272-1907. The fax phone number for the

organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Bvk. 15, 2004

July 15, 2004.

Belur V. Keshavan.

Examiner. Art Unit 2825.

MATTHEW SMITH SUPERVISORY PATENT EXAMINER

TECHNOLOGY CENTER 2800